

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of Priyadarsan PATRA

Group Art Unit: 2825 (Anticipated)

Application No.: TO BE ASSIGNED

Examiner: ANNETTE M. THOMPSON (Anticipated)

Filed: HERewith

Docket No.: 2207/1254202

For: NOISE AND POWER OPTIMIZATION IN HIGH PERFORMANCE CIRCUITS

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to deposit account 11-0600.

■ 1. This Information Disclosure Statement is being filed (a) within three months of the filing date of a national application other than a continued prosecution application under 37 C.F.R. §1.53(d), (b) within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, (c) before the mailing date of a first Office Action on the merits in the present application, OR (d)

before the mailing of a first office action after filing of a request for continued examination. No certification or fee is required.

☐ 2. This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a final action, Notice of Allowance, or any action that otherwise closes prosecution.

☐ a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).

☐ b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).

☐ c. Please debit Deposit Account No. 11-0600 in the amount of \$180.00 in payment of the fee under 37 CFR §1.17(p) to ensure consideration of the disclosed information. Two duplicate copies of this paper are attached. 37 CFR §1.97(c)(2).

☐ 3. This Information Disclosure Statement is being filed after the mailing date of a final action, Notice of Allowance or an action that otherwise closes prosecution, but before payment of the Issue Fee. Applicant(s) hereby request(s) that the Information Disclosure Statement be considered. Please debit Deposit Account No. 11-0600 in the amount of \$180.00 in payment of the petition fee under 37 CFR §1.17(p) to ensure consideration of the disclosed information. Two duplicate copies of this paper are attached.


☐ a. I hereby certify that each item of information contained in this Information Disclosure Statement was first cited in a communication from a foreign patent office in any counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(1).

☐ b. I hereby certify that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 CFR §1.97(e)(2).

■ 4. The reference(s) was/were cited by or submitted to the Office in parent application No.09/964,803, filed September 28, 2001, which is relied upon for an earlier filing date under 35 U.S.C. §120. Thus, copies of these references are not attached. 37 CFR §1.98(d).

Respectfully submitted,

KENYON & KENYON



B. Delane Jordan
Registration No. 43,698

Date: September 22, 2003

469290_1.DOC

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

C mplete if Known

Application Number	TO BE ASSIGNED
Filing Date	September 22, 2003
First Named Inventor	Priyadarsan Patra et al.
Group Art Unit	2825 (Anticipated)
Examiner Name	Annette M. Thompson (Anticipated)
Attorney Docket Number	2207/1254202

Sheet	1	of	2
-------	---	----	---

[illegible][illegible]

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04.

³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁶ Applicant is to place a check mark here if English language translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO <h2 style="text-align: center;">INFORMATION DISCLOSURE STATEMENT BY APPLICANT</h2> <p style="text-align: center;">(use as many sheets as necessary)</p>		Complete if Known <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Application Number</td> <td>TO BE ASSIGNED</td> </tr> <tr> <td>Filing Date</td> <td>September 22, 2003</td> </tr> <tr> <td>First Named Inventor</td> <td>Priyadarsan Patra et al.</td> </tr> <tr> <td>Group Art Unit</td> <td>2825</td> </tr> <tr> <td>Examiner Name</td> <td>Annette M. Thompson (Anticipated)</td> </tr> <tr> <td>Attorney Docket Number</td> <td>2207/1254202</td> </tr> </table>		Application Number	TO BE ASSIGNED	Filing Date	September 22, 2003	First Named Inventor	Priyadarsan Patra et al.	Group Art Unit	2825	Examiner Name	Annette M. Thompson (Anticipated)	Attorney Docket Number	2207/1254202
Application Number	TO BE ASSIGNED														
Filing Date	September 22, 2003														
First Named Inventor	Priyadarsan Patra et al.														
Group Art Unit	2825														
Examiner Name	Annette M. Thompson (Anticipated)														
Attorney Docket Number	2207/1254202														
Sheet	2	of	2												

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	1	TILOS: A Posynomial Programming Approach to Transistor Sizing, FISHBURN, J.P., DUNLOP, A.E. Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, N 85CH2233-5), Piscataway, NJ, USA p. 326-328.	
	2	Timing driven cell replication during placement for cycle time optimization. NEUMANN, Ingmar and POST, Hans-Ulrich. Integration-The VLSI Journal 27 (1999) pp. 131-141.	
	3	Gate Size Optimization for Row-based Layouts, MAHESHWARI, Nareesh and SAPATNEKAR, Sachin S.; Midwest Symposium on Circuits and Systems, Vol. 2 (1995). IEEE, Piscataway, NJ, USA 95CB35853, pp. 777-780.	
	4	Automatic transistor sizing in high performance CMOS logic circuits. HOPPE, B.; NEUENDORF, G. and SCHMIDT-Landsiedel D.; VLSI and Computer Peripherals. Available from IEEE Service Cent. (Cat. Publ. by IEEE, IEEE Service Center, Piscataway, NJ, USA, Catalog No. 89CH2704-5), Piscataway, NJ, USA, pp. 5/25-27.	
	5	Timing optimization of mixed static and domino logic. ZHAO, Min, SAPATNEKAR, Sachin S. Proceedings - IEEE International Symposium on Circuits and Systems. v. 6 1998. IEEE, Piscataway, NJ, USA, 98CH36187, pp. 266-269.	
	6	Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization. JIANG, Yanbin; SAPATNEKAR, Sachin S.; BAMJIL, Cyrus; and KIM, Juho; Available from IEEE Service Cent (Cat. Publ. by IEEE, New York, NY, USA, 1063-8210/98), Piscataway, NJ, USA, pp. 625-633.	
	7	MOSIZ: A Two-step Transistor Sizing Algorithm based on Optimal Timing Assignment Method for Multi-stage Complex Gates. DAI, Zhi-jian and ASADA, Kunihito; Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, CH2871-6/89/0000-0201), Piscataway, NJ, USA, pp. 17.3.1-17.3.4.	
	8	iCOACH: A circuit optimization aid for CMOS high-performance circuits. CHEN, H.Y. and KANG, S.M. Available from Elsevier INTEGRATION, the VLSI Journal 10 (1991) 185-212.	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 2 of 2

Complete If Known

Application Number	TO BE ASSIGNED
Filing Date	September 22, 2003
First Named Inventor	Priyadarsan Patra et al.
Group Art Unit	2825
Examiner Name	Annette M. Thompson (Anticipated)
Attorney Docket Number	2207/1254202

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials *	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
	1	TILOS: A Polynomial Programming Approach to Transistor Sizing, FISHBURN, J.P., DUNLOP, A.E. Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, N 85CH2233-5, Piscataway, NJ, USA p. 326-328.	
	2	Timing driven cell replication during placement for cycle time optimization. NEUMANN, Ingmar and POST, Hans-Ulrich. Integration-The VLSI Journal 27 (1999) pp. 131-141.	
	3	Gate Size Optimization for Row-based Layouts, MAHESHWARI, Naresh and SAPATNEKAR, Sachin S.; Midwest Symposium on Circuits and Systems, Vol. 2 (1995). IEEE, Piscataway, NJ, USA 85CB35853, pp. 777-780.	
	4	Automatic transistor sizing in high performance CMOS logic circuits. HOPPE, B.; NEUENDORF, G. and SCHMIDT-Landsiedel D.; VLSI and Computer Peripherals. Available from IEEE Service Cent. (Cat. Publ. by IEEE, IEEE Service Center, Piscataway, NJ, USA, Catalog No. 89CH42704-5), Piscataway, NJ, USA, pp. 5/25-27.	
	5	Timing optimization of mixed static and domino logic. ZHAO, Min. SAPATNEKAR, Sachin S. Proceedings - IEEE International Symposium on Circuits and Systems, v. 6 1998. IEEE, Piscataway, NJ, USA, 98CH36187, pp. 298-299.	
	6	Interleaving Buffer Insertion and Transistor Sizing into a Single Optimization. JIANG, Yanbin; SAPATNEKAR, Sachin S.; BAMJIL, Cyrus; and KIM, Juho; Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, 1063-6210/98), Piscataway, NJ, USA, pp. 625-633.	
	7	MOSIZ: A Two-step Transistor Sizing Algorithm based on Optimal Timing Assignment Method for Multi-stage Complex Gates. DAI, Zhi-jian and ASADA, Kunihito; Available from IEEE Service Cent. (Cat. Publ. by IEEE, New York, NY, USA, CH2871-6/89/0000-0201), Piscataway, NJ, USA, pp. 17.3.1-17.3.4.	
	8	ICOOCH: A circuit optimization aid for CMOS high-performance circuits. CHEN, H.Y. and KANG, S.M. Available from Elsevier INTEGRATION, the VLSI Journal 10 (1991) 195-212.	

Examiner
 Signature

Date
 Considered

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number (optional). ² Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.